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 
Abstract— A simple Dual-Point technique to measure the entire 
transfer characteristics (ID-VG) down to sub-threshold region in 
the nano-scaled MOSFET under Random Telegraph Noise (RTN) 
condition with either capturing or emitting one elementary charge 
by a trap in the gate dielectric is proposed. Its compatibility with 
the commercial semiconductor analyzer makes it a readily-usable 
tool for future RTN study. In this work, we use this technique to 
explore the VG dependence of RTN induced by a single trapped 
carrier in both n- and p- FETs.  
Index Terms—Random Telegraph Noise(RTN), Reliability, 
Bias Temperature Instability, Time-Dependent Variability. 
I. INTRODUCTION 
andom Telegraph Noise (RTN) has become one standard 
test for future ultra-scaled transistors [1-3]. However, the 
standard RTN procedure [4] only captures the current under 
constant gate voltage, VG_RTN, which contains limited 
information. Understanding the entire ID-VG curve and its shift 
induced by the Random Telegraph Noise (RTN) can provide 
valuable information in understanding its underlying physical 
mechanism [5-7] and also in the circuit simulation for the 
time-dependent variability prediction [8, 9]. Usually such 
measurement is carried out by repeating the standard RTN test 
procedure under different VG levels [10, 11]. However, most 
RTNs are only clear in narrow voltage range [12], such method 
cannot probe a broad range of ID-VG. Recently, Franco et. al. 
[13] tackled this problem by sweeping the entire ID-VG 
immediately after the RTN test. However, such method requires 
the rigorous selection of devices that contain only one 
individual defect with very slow characteristic time and with 
giant magnitude. This makes the method inapplicable to most of 
the samples. The recent Trigger-When-Charged method [14] 
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exploited the oscilloscope-based fast-measurement system in 
which the edge of RTN is used to trigger the entire ID-VG 
measurement. But the method requires the dedicated 
configuration to reduce the background noise. Moreover, the 
use of the oscilloscope limits the measurement accuracy. 
Existing RTN models calculate the VG dependence of the RTN 
magnitude theoretically with assumptions, which introduce the 
inaccuracy for the prediction of RTN-induced noise and their 
impact in circuits [15]. Therefore, a generic but straightforward 
characterization technique is urgently required. In this letter, for 
the first time, we propose a Dual-Point method to fill this gap. 
The method captures the entire ID-VG down to subthreshold 
region under RTN condition with any individual trap of 
characteristic time longer than 1μs. This method can be directly 
deployed in the commercial semiconductor analyzer, making it 
possible to be used as the standard RTN measurement. 
II. DUAL-POINT CHARACTERIZATION TECHNIQUE 
The gate stack of the MOSFETs uses SiO2 for interlayer, 
HfO2 for HK layer, and TiN for work function metal. The 
equivalent oxide thickness is 1.65 nm. Unless specified, the 
devices under test have a channel length/width of 70nm/90nm 
and are all tested under room temperature with drain voltage of 
100mV [16]. Keithley 4200 is used for the measurement with 
the same connection as the standard fast ID-VG configuration: 
two pulse units are connected with the Gate and Drain while the 
source and the substrate are grounded. nFETs are used for the 
demonstration of the technique and both n- and p- FETs are 
used for the exploration of RTN magnitude. 
Capturing the entire ID-VG during RTN requires fast speed 
that can freeze the trap either in its charged or empty state 
during the measurement. Due to the low bandwidth in the 
commercial equipment, the speed for ID-VG measurement at the 
pulse edge is usually longer than 20μs [16]. Moreover, only 
linear region can be captured due to the poor accuracy. 
Single-point measurement [17] is an alternative to shorten the 
measurement time to ~1μs while maintaining reasonable 
accuracy, as shown in Fig.1a. Fig.1b shows one typical result 
measured in linear region (VG1>Vth). The RTN-induced current 
variation, ΔID, can be clearly observed with time-lag plot [18]. 
However, when lowering VG1 into subthreshold (VG1<Vth), ΔID 
becomes too small to be differentiated, as shown in Fig.1d&e.         
We propose a Dual-Point method to tackle this problem. The 
new method guarantees the fast measurement speed while 
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achieving high accuracy, which allows the ID-VG measurement 
into subthreshold region under RTN condition. 
 
Fig.1 (a) Gate voltage waveform for measuring RTN-induced current variation 
at VG1, that is different from the voltage used for RTN test under VG_RTN. 
Currents are measured at (b) VG1=0.76V (>Vth) and (d) VG1=0.54V (<Vth) after 
the RTN test under VG_RTN=0.65V. The corresponding time-lag plot are shown 
in (c) and (e) respectively. The measurement time, tm, of 10μs is used. 
 
Fig.2a shows the waveform of VG for the proposed method: 
After performing the standard RTN test under VG_RTN for a very 
short time (1ms in this work), VG is altered to VGL and then VGH 
sequentially, in which the drain currents will be measured at 
each level. At the end of the RTN test, due to its stochastic 
nature, the single trap will either capture (Fig.2b) or emit 
(Fig.2c) one charge carrier and accommodate itself into the 
charged or empty state. When the follow-on dual-point 
measurements are fast enough, the charging state of the 
individual trap will not change: The currents at VGL and VGH 
with the trap in its charged state will always be smaller than the 
corresponding currents measured with the trap in its empty state. 
Fig.2d shows one typical result by repeating for multiple times. 
The currents under VGL is plotted against the values under VGH. 
Two clear clusters can be observed suggesting the two states of 
the trap. In practice, it is possible that the charging state of the 
trap can change during the measurement. If this happens, the 
point will lie out of those two clusters. This is rare as confirmed 
in Fig.2d. The centroid of each cluster represents the currents 
under VGL or VGH with the trap in both charged and empty state. 
We used the iterative k-means clustering algorithm [19] to 
automate the centroid identification, that also helps minimize 
the impact of outliners for better accuracy. To capture the entire 
ID-VG, we repeated the test procedure by fixing VGH at operating 
condition and sweeping VGL from subthreshold region to the 
linear region. What is worth noting is that since this method 
freezes the trapping state during the measurement, it is limited 
to the RTN magnitude extraction. No timing characteristic of 
the trap (such as capture and emission time) can be extracted. 
What is worth noticing is that ΔID of ~15nA at VGL has been 
clearly separated. Such success is because the proposed method 
measures currents at both VGL and VGH, and plotted them 
against each other. Towards the vertical and horizontal 
directions, ΔID represents the current variation in VGH and VGL 
respectively, ΔID(VGH) and ΔID(VGL). Recent results [20] 
confirm that ΔID in linear region is much larger than in 
subthreshold region. Therefore, the large gap in vertical 
direction created by ΔID(VGH) makes the two clusters 
distinguishable even there is tiny gap in the horizontal direction. 
 
Fig.2 (a) The waveform for the proposed Dual-Point technique. ID are 
measured at VGL and VGH. Two typical RTN results under VG_RTN = 0.8V are 
shown in (b) and (c) where the current ends with low or high levels randomly. 
(d) The relationship between ID at VGL=0.52V and VGH=1.10V after RTN test 
under VG_RTN = 0.8V. Wherein, one point corresponds to one Dual-Point 
measurement. In total, 500 measurements are repeated. tm, of 500ns is used. 
 
The measurement time for each point, tm, is further explored. 
Shorter tm increases the chance to freeze the trap during 
measurement. Moreover, it also reduce the possibility in 
charging up extra traps at higher voltage level. For simplicity 
but without loss of generality, we use the current measured at 
VGL for the discussion. Fig.3a&b show the average value (μ_ID) 
and the variation (σ_ID). μ_ID determines the accuracy of the 
method. As shown in Fig.3a, μ_ID at the charged and empty 
state keep constant until tm reduces to 500ns. When tm further 
decreases, μ_ID starts to rise. This is because tm is shorter than 
the settle time that VG is not yet lowered down to VGL. Such 
speed ensures the method can be applied on RTN traps with the 
characteristic time larger than ~1μs. The corresponding σ_ID are 
shown in Fig.3b, which increases monotonically with shorter tm. 
However, σ_ID will not limit the measurement resolution of the 
proposed method. With the speed of 500ns, σ_ID is ~25nA. This 
guarantees the separation with ΔID over ~50nA, that can be met 
by most samples under VGH in linear region. The two clusters 
therefore can be separated vertically even they have small 
difference horizontally under VGL, as confirmed in Fig.3a that 
15nA (<σ_ID) can be clearly separated.  
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Fig.3 The impact of the measurement time, tm, on (a) the average value and (b) 
the standard deviation of ID. 
 
Finally, Fig.4a-f shows one example for the RTN magnitude 
extraction with the proposed method. Standard RTN method 
can only characterize a limited range of VG, as shown in Fig.4a. 
VG dependence of the corresponding capture/emission time in 
Fig.4b suggests that this trap is fast: At subthreshold and linear 
region, the electron detrapping and trapping can occur with less 
than 200μs respectively. Fig.4c shows the extracted ID-VG 
curves using our proposed method: the two curves correspond 
to this single trap in the empty and charged state respectively. It 
is clear that both curves can be measured down to subthreshold 
region. As enlarged in Fig.4d&e, the ΔVth of 1.5mV and ΔID of 
2nA can be clearly identified with the proposed method. What is 
also worth noting is that within the measurement window of the 
standard RTN method, the two methods agree very well with 
each other, as enlarged in Fig.4f. However, the new method has 
much wider window from subthreshold to operating condition.  
 
Fig.4 (a) RTN measurement under constant voltage from 0.75V to 0.65V 
downwards with a step of 0.05V. Both the magnitude and the capture/emission 
time are extracted with HMM fitting (red line). (b) VG dependence for the 
capture/emission time and their extrapolation into subthreshold region. (c) The 
two entire ID-VG curves captured under the RTN condition are plotted in both 
linear and log scale. The current extracted from the standard RTN method is 
also plotted as points for comparison with the enlargement in (f). The region in 
the subthreshold and linear domain are enlarged in (d) and (e). The 
RTN-induced threshold voltage shift of ~ 1.5 mV and ΔID of 2nA can be clearly 
separated. 
III. APPLICATIONS TO RTN STUDY IN NANO-SCALED 
DEVICE 
In this section, we applied the Dual-Point method to explore the 
VG dependence of the RTN magnitude. By convention [9], the 
RTN magnitude is defined as ΔID/ID0 under constant VG, where 
ID0 is the drain current with the single trap at its empty state. 
ΔID/ID0 against VG from multiple nano-scaled p- and n- FETs 
are shown in Fig.5a&b respectively. Overall, nFET exhibits the 
larger ΔID/ID0 variations compared with pFETs, which agrees 
with some recent reports [21, 22]. It is not clear yet whether this 
is a general phenomenon and future investigations are needed. 
Our result also shows that ΔID/ID0 are larger around threshold 
region and reduce towards the operating region. This agrees 
well with the 3D atomic simulation results by assuming different 
distances between individual traps in the dielectric and the 
percolation path in the channel induced by the non-uniform 
doping [23]. Since the standard RTN test measures ΔID/ID0 
close to threshold region, this result suggests that the 
time-dependent variation could be overestimated [24]. 
Therefore, the measurement of the entire ID-VG under the RTN 
condition is essential. 
      
Fig.5 Vg dependence of ΔID/ID0 induced by individual traps under RTN 
condition on (a) nFETs and (b) pFETs. tm of 500ns is used. 
IV. CONCLUSION 
We developed a simple Dual-Point technique that can be 
directly deployed in the commercial semiconductor analyzer. 
The accuracy and precision of the method is discussed in 
details. The proposed technique can be used to capture the wide 
range of ID-VG from the subthreshold region up to device 
operating condition. With its fast measurement speed of 500ns, 
the technique can be applied on most of the devices that 
contains single traps in the dielectric. Finally, we applied this 
method to evaluate the VG dependence of the impact of a single 
trapped carrier in both n- and p- FETs.  
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
4 
REFERENCES 
1.S. Dongaonkar, M. D. Giles,  A. Kornfeld, B. Grossnickle, and J. Yoon. 
"Random telegraph noise (RTN) in 14nm logic technology: High volume data 
extraction and analysis". Proc. IEEE VLSI Technol., pp.1-2, 2016, doi: 
10.1109/VLSIT.2016.7573424 
2.N. Tega, H. Miki, Z. Ren, C. P. D'Emic, Y. Zhu, N., D. J. Frank, M. A. 
Guillorn, D-G. Park, W. Haensch, and K.Torii, "Impact of HK / MG stacks and 
future device scaling on RTN."  Proc. IEEE IRPS., pp. 6A.5.1-6A.5.6, 2011, 
doi: 10.1109/IRPS.2011.5784546 
3. L. Pirro,  O. Zimmerhackl, A. Zaka, L. Miiller-Meskamp, R. Nelluri, T. 
Hermann, I. Cortes-Mayol, A. Huschka, M. Otto,  E. Nowak, A. Mittal, and J. 
Hoentschel, "RTN and LFN Noise Performance in Advanced FDSOI 
Technology". Proc. 48th Eur. Solid State Device Res. Conf., pp. 254-257, 
2018, doi: 10.1109/ESSDERC.2018.8486917 
4. M. J. Uren, D. J. Day, and M.J. Kirton, "1/f and random telegraph noise in 
silicon metal-oxide-semiconductor-field-effect transistors". Appl. Phys. Lett., 
vol. 47, no. 11, pp.1195-1197, 1985, doi.org/10.1063/1.96325 
5. K. P. Cheung,and J. P. Campbell. "On the magnitude of Random telegraph 
noise in ultra-scaled MOSFETs." Proc. IEEE Int. Conf. IC Design Technol. 
(ICICDT), pp.1-4, 2011, doi: 10.1109/ICICDT.2011.5783191 
6. C. Chen, Q. Huang, J. Zhu, Y. Zhao, L. Guo, and R. Huang, 瀡New 
Understanding of Random Telegraph Noise Amplitude in Tunnel FETs瀢 IEEE 
Electron Device Lett., vol.64, no. 8, pp. 3324-3330, 2017, doi: 
10.1109/TED.2017.2712714 
7. I. Zadorozhnyi, J. Li, S. Pub, H. Hlukhova, V. Handziuk, Y. Kutovyi, M. 
Petrychuk, and S. Vitusevich, "Effect of Gamma Irradiation on Dynamics of 
Charge Exchange Processes between Single Trap and Nanowire Channel." 
Small, vol. 14, no.2, pp. 1702516, 2018, doi.org/10.1002/smll.201702516 
8. M. Luo, R. Wang, S. Guo, J. Wang, J. Zou, and R. Huang, M., "Impacts of 
Random Telegraph Noise (RTN) on Digital Circuits". IEEE Trans. Electron 
Devices, vol. 62, no. 6, pp. 1725-1732,  2014, doi: 
10.1109/TED.2014.2368191 
9. M. L. Fan, S. Y. Yang, V. P. H. Hu, Y. N. Chen, P. Su, C. T. Chuang, 
"Single-trap-induced random telegraph noise for FinFET, Si/Ge Nanowire 
FET, Tunnel FET, SRAM and logic circuits". Microelectronics Reliability, vol. 
54, no. 4, pp. 698-711, 2014, doi.org/10.1016/j.microrel.2013.12.026 
10. K.K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "Random telegraph noise of 
deep-submicrometer MOSFETs". IEEE Electron Device Lett., vol.11, no. 2, 
pp. 90-92, 1990, doi: 10.1109/55.46938 
11. J. Brown, R. Gao, Z. Ji, J. Chen, J. Wu, J. Zhang, B. Zhou, Q. Shi, J. 
Crowford, W. Zhang, "A low-power and high-speed True Random Number 
Generator using generated RTN.", Pro IEEE VLSI Technol., pp.95-96, 2018, 
doi: 10.1109/VLSIT.2018.8510671. 
12. C. Chen, Q. Ran, H. Cho, A. Kerber, Y. Liu, M. R. Lin, and R. W. 
Dutton,"Correlation of Id- and Ig-random telegraph noise to positive bias 
temperature instability in scaled high-κ/metal gate n-type MOSFETs." Proc. 
IEEE IRPS., pp.3A.2.1-3A.2.6, 2011, doi: 10.1109/IRPS.2011.5784475 
13. J. Franco, B. Kaczer, M. Toledano-Luque, Rh. J. Roussel, J. Mitard, L.-Å. 
Ragnarsson, L. Witters, T. Chiarella, M. Togo, N. Horiguchi,  G. Groeseneken, 
M. F. Bukhori, T. Grasser and A. Asenov, "Impact of single charged gate oxide 
defects on the performance and scaling of nanoscaled FETs", Proc. IEEE 
IRPS., pp.5A.4.1-5A.4.6, 2012,  doi: 10.1109/IRPS.2012.6241841 
14. A. Manut, R. Gao, J. Zhang, Z. Ji, M. Mehedi, W. Zhang, V. David, A. 
Asenov, B. Kaczer., "Trigger-When-Charged: A technique for directly 
measuring RTN-induced threshold voltage fluctuation under use-Vdd." IEEE 
Trans. Electron Devices, 2019.(In press) 
15. J. S. Kolhatkar, E. Hoekstra, C. Salm, A. P. van der Wel,E. A. M. 
Klumperink, J. Schmitz and H. Wallinga, “Modelling of RTS Noise in 
MOSFETs under Steady-state and Large Signal,” IEDM, pp. 759-762, 2005, 
doi: 10.1109/IEDM.2004.1419283 
16. Z. Ji, D. Linten, R. Boschke, G. Hellings, S. H. Chen, A. Alian, D. Zhou, 
and Y. Mols, T. Ivanov, J. Franco, B. Kaczer, X. Zhang, R, Gao, J. F. Zhang, W. 
Zhang, N. Collaert, G. Groeseneken, "ESD characterization of planar InGaAs 
devices", Proc. IEEE IRPS., pp. 3F.1.1-3F.1.7., 2015, doi: 
10.1109/IRPS.2015.7112719. 
17. R. Wang,  J. Zou, X. Xu, C. Liu, J. Liu, H. Wu, Y. Wang, and R. Huang, " 
New observations on the AC random telegraph noise (AC RTN) in 
nano-MOSFETs", Proc. IEEE VLSI Technol., pp.1-2, 2012,  doi: 
10.1109/VLSI-TSA.2012.6210146. 
18.T. Nagumo, K. Takeuchi, S. Yokogawa, K. Imai, and Y. Hayashi, "New 
analysis methods for comprehensive understanding of Random Telegraph 
Noise", Proc. IEDM Tech., pp.1-4, 2009, doi: 10.1109/IEDM.2009.5424230. 
19. G. Gan, and M. K.-P. Ng, "k-means clustering with outlier removal". 
Pattern Recognition Letters, vol. 90, pp. 8-14, 2017,  
doi.org/10.1016/j.patrec.2017.03.008. 
20. N. Tega, H. Miki, Z. Ren, C. P. D’Emic, Y. Zhu, D. J. Frank, M. A. Guillorn, 
D. –G. Park, W. Haensch and K. Torii, “Impact of HK/MG stack and Future 
Device Scaling on RTN,” in IEEE International Reliability Physics 
Symposium (IRPS), pp. 630-635, 2011, doi: 10.1109/IRPS.2011.5784546 
21 A. Whitcombe, S. Taylar, M. Denham, V. Milovanovic and B. Nikolic, 
“On-Chip I-V Variability and Random Telegraph Noise Characterization in 
28nm CMOS,” in Proceedings of the European Solid-State Device Research 
Conference (ESSDERC), pp. 248–251, 2016, doi: 
10.1109/ESSDERC.2016.7599632 
22 S. Dongaonkar, M. D. Giles, A. Kornfeld, B. Grossnickle, J. Yoon, 
“Random Telegraph Noise (RTN) in 14nm Logic Technology: High Volume 
Data Extraction and Analysis,” in Symposia on VLSI Technology (VLSI), pp. 
978-979, 2016, doi: 10.1109/VLSIT.2016.7573424. 
23. R. Wang, S. Guo, Z. Zhang, Q. Wang, D. Wu, J. Wang, and R. Huang, "Too 
Noisy at the Bottom? —Random Telegraph Noise (RTN) in Advanced Logic 
Devices and Circuits." Proc. IEEE IEDM Tech. pp.17.2.1-17.2.4, 2018, doi: 
10.1109/IEDM.2018.8614594 
24. T. Komawaki, M. Yabuuchi, R. Kishida, J. Furuta, T. Matsumoto, and K. 
Kobayashi,"Circuit-level simulation methodology for Random Telegraph 
Noise by using Verilog-AMS," Proc. IEEE Int. Conf. IC Design Technol. 
(ICICDT), pp.1-4, 2017, doi: 10.1109/ICICDT.2017.7993526. 
